Formal analysis of timing behavior in test generation for computer and communication system
by Batth, Samrat S., Ph.D., CITY UNIVERSITY OF NEW YORK, 2007, 125 pages; 3284486

Abstract:

Inherent timing variables and constraints in typical communication protocols require new extended finite-state machine (EFSM) models to formally represent their behavior especially for test generation purposes. However, infeasible paths due to the conflicts among the timing condition and action variables in the timed EFSM models with the start and expiration of concurrent timers complicate the test generation process. In a test measurement laboratory, such timers, if not taken into account properly by formal methods at the test generation step, can generate false results by failing correct implementations, or worse, passing faulty ones. Multiple concurrent timers in communication protocols increase the complexity of conformance test generation due to conflicts imposed by the timing requirements for such timers.

A set of graph augmentation algorithms are introduced to model a class of timing faults in timed EFSM models. It is shown that the test sequences generated based on these models can detect 1-clock and n-clock timing faults, and incorrect timer setting faults for an implementation under test (IUT) in a test laboratory. The size of the augmented graph resulting from the algorithms introduced in this thesis is in the same order of magnitude as of the original graph. It is proven in this thesis that, the augmentations for single timing faults can also detect the presence of multiple faults occurring simultaneously.

Detection of multiple timing faults is a challenging task because these faults, although may be detectable individually, can mask each other's faulty behavior making a faulty IUT indistinguishable from a non-faulty one. This phenomenon called the fault masking problem, is formally defined in this thesis. Graph augmentation algorithms introduced to augment a timed EFSM with multiple timers for detection of a class of single timing faults can also be used for detecting multiple occurrences of these timing faults in the IUT. It is proven in this thesis that pairwise occurrences of these timing faults can be detected within the framework of the EFSM model.

 
AdvisersUmit Uyar; Mumtaz Kassir
SchoolCITY UNIVERSITY OF NEW YORK
SourceDAI/B 68-11, p. , Feb 2008
Source TypeDissertation
SubjectsElectrical engineering
Publication Number3284486
Adobe PDF Access the complete dissertation:
 

» Find an electronic copy at your library.
  Use the link below to access a full citation record of this graduate work:
  http://gateway.proquest.com/openurl%3furl_ver=Z39.88-2004%26res_dat=xri:pqdiss%26rft_val_fmt=info:ofi/fmt:kev:mtx:dissertation%26rft_dat=xri:pqdiss:3284486
  If your library subscribes to the ProQuest Dissertations & Theses (PQDT) database, you may be entitled to a free electronic version of this graduate work. If not, you will have the option to purchase one, and access a 24 page preview for free (if available).

About ProQuest Dissertations & Theses
With over 2.3 million records, the ProQuest Dissertations & Theses (PQDT) database is the most comprehensive collection of dissertations and theses in the world. It is the database of record for graduate research.

The database includes citations of graduate works ranging from the first U.S. dissertation, accepted in 1861, to those accepted as recently as last semester. Of the 2.3 million graduate works included in the database, ProQuest offers more than 1.9 million in full text formats. Of those, over 860,000 are available in PDF format. More than 60,000 dissertations and theses are added to the database each year.

If you have questions, please feel free to visit the ProQuest Web site - http://www.proquest.com - or call ProQuest Hotline Customer Support at 1-800-521-3042.